I. INTRODUCTION
This work is, p m of a project to find radio transceiver circuit topologies that cope with the trend of scaling CMOS technology towards shorter channel lengths. This leads IO lower supply voltages, and thereby less output power for transmitters and less dynamic range for receivers. The benefit of scaling is that it also inherently drives up the transit frequency of the transistors, which enables the use of CMOS technology at higher operating frequencies. New applications for CMOS RF circuitry in the coming five to ten years, could be car radar at 24 and 77 GHz and indoor WLAN at 60 GHz. The projecl is aimed towards 60 GHz CMOS WLAN.
A 90 nm CMOS 10 GHz beam forming transmitter architecture is presented, consisting of a Quadrature Voltage Controlled Oscillator (QVCO), a buffer, and two Power Amplifiers (PA:s), see Fig. 1 . The output phase of each PA is controllable and Ehus the antenna lobe is steerable. Beam forming is suitable for radar systems and can also be used in WLAN system. In a WLAN system it is beneficial to steer the antellria lobe of the transmitter iowards the receiver. Less total output power then needs to be transmitted, saving bat-.tery energy and relaxing the requirements on the PAX In a system with multiple PAX and antennas, the output power requirements of each PA can be further relaxed.
A coarse linkbudget was made to find the required output power for an indoor range of about I O m at 60 GHz. To estimate the propagation loss, measurement results by Hirose [ I ] have been used. He has measured the attenuation in indoor office 'environments at 60 GHz with different obstacles in the way of propagation. With a patch antenna array with four elements, and a separate PA feeding each, the output power needed is 5 dBm per PA, which is reasonable for a PA in scaled CMOS technology. Al 60 GHz the four antenna elements will occupy just a few millimeters, enabling its integration in the package of the chip.
DESIGN AND SIMULATION
First the PA is designed for high efficiency at 5 dBm output power into a 50 0 load. The input capacitance of the PA can be included in the resonance tank of [he buffer, which puts some restrictions on the PA transistor size. To achieve beam forming there u e two separate PA:s giving a total differential capacitive load, of 480 fF. The QVCO and buffer are then designed with the PA:s as load. Due to the different capacitive load of the QVCO and buffer they have on-chip inductors of different sizes. The buffer is needed to ensue that the QVCO has a fixed load impedance. Without the buffer the QVCO would be loaded by the output circuitry of the PA:s, because the large signal swings of the PA:s drive the cascode transistors into triode region for parts of the signal cycle, diminishing the isolation of the cascodes. A changing antenna impedance caused by a changing environment would thus effect the QVCO. Furthermore, the input impedance of a PA change as its phase is changed by a new phase control setting. All this would degrade the accuracy of the quadrature signal generated by the QVCO, and thereby also the accuracy of the beam forming. An even worse problem is that a shifting load would shift the.frequency of the QVCO, and the entire transmitter. This effect could however, be significantly suppressed by lock-' ing the frequency of the QVCO to a crystal reference using a PLL frequency synthesizer.
The QVCO is driven at rather high amplitude, 700 mV,k.
This brings down the phase noise and ensures a .reliable start-up. In between each building block there are capacitive taps, which decreases the loading of the previous stage and increases the isolation, The tap consists of the input capacitance of the following stage and an additional series capacitance, which also functions as a DC-block.
A. Power Amplijier
The PA consists of binary weighted transistors for each of the four phases. They can be switched on and off by cascode transistors. The cascode transistors can also be used to select the direction of the signal current, towards the positive or negative differential output, see Fig. 2 . By switching on and off and directing the current of the transistors in different combinations the phase of the output is controllable through 360", and thus the antenna lobe is steer- This circuit has a control word length of three (transistors weighted by I, 2 and 4) leading to a rather large phase discretisation, see Fig. 3 . This is to make it manageable to sweep the phase directly without digital encoding of control words. There is no problem increasing the resolution by adding smaller transistors. As can be seen in Fig. 3 the output power will vary somewhat for different phase settings, and increasing the phase resolution also has the benefit of reducing this power variation. The output power and phase have been simulated for the phase settings marked with filled circles in Fig. 3 , for the PAS alone and for the complete transmitter. In Fig to the PA:s agree very well with the ideal case. When PA:s are fed by the QVCO and buffer, the loadof 'the PA:s will affect the auadrature of the signals. This will cause some deviation from the ideal ph;;-sors, which would have been excessive without the buffer, In this simulation the phase of the other PA is set to 45'.
The desired output power of 5 a m ' per PA is achieved with a DC current of 11.7 mA per PA and an associated Power Added Efficiency (PAE) of 22 8 for the PA:s and 10 %. for the full transmitter. The simulations were performed using SpectreRF, with the BSIM4.2.1 transistor model.
E. Quadrature Voltage Controlled Oscillator and Bufler
The topology of the oscillator and buffer is almost the same A difficulty when designing an oscillator at this high frequency is that the capacitive reactance of the resonance tank is quite low. It is' further reduced by the capacitive load of the buffer. The inductance of the resonance tank must therefore be very small. The limit to how small it can be made is set by the parasitic inductance. Since the tank is fully integrated using short wires a 630 pH differential inductor can be used without compromising the robustness. The total differential capacitance must then be 400 F for 10 GNz operation.
This capacitance has to be shared by the switching transistors, the buffer, the varactor, the parasitic capacitances of the routing, and of ,the inductors. The inductors, switching transistors and buffer capacitance was simulated to 198 fF differential, which leaves 204 fF for the varactor at 10 GHz. An nMOS varactor has a capacitance ratio, 11. of 2.5 when the control voltage is varied form ground to sup-
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This ratio gives a capacitance variation of 173 fF', and a tuning range of 20 %.
The buffer is separately tuned with Lhe FA as load. The inductance is slightly smaller due to the heavy loading of the gate capacitances of the FA:s. A varactor is used also in the buffer to maximize its output voltage swing, and to reduce its current consumption, [2] .
The QVCO achieved a phase noise of -120 dBc/wz at 3 MWz offset, and a tuning range of 20 6, from 9 GHz to 1 1 GHz. The second harmonic was at 4 2 dBc at the output of the PA. The current consumption of the QVCO and buffer was 6.7 mA and 14.0 mA, respectively, from a 1.2 V supply. Also these simulations were performed using the SpectreRF simulator.
C. On-Chip Inductors
The process has seven metal layers in copper and one thick top metal layer in aluminum, above a lightly doped substrate. Only differential inductors are used in ths circuit, since the design is fully differential. Two inductors at the output of the PA:s form resonance tanks with the parasitic drain-buIk capacitance of the cascode tcansistors. The drain current to the PA:s is ais0 fed through these inductors, Fig. 2 . Two inductors each are used in the QVCO and buffer resonance'tanks. Finally one inductor is used at the source node of the switching pair in the QVCO.
QR.* The Q of the differential ijlductors is quite high (= 25) thanks to the excellent process. resulting in.a'low power con-sumption of the QVCO and buffer. The differential parallel resistance is 1.3 kR for the VCO tank. In table I all the lumped elements used to model the different inductors are summarized. The values were extracted using FastHenry, [31. fore not need to be included in the simulations, and Fasthenry gives accurate results. A *.cif-file can also be exported from Indentro for layout in a Cadence environment. The *.cif-file contains all metal traces and all vias for interconnect. The. key for all these simulations to be accurate is a correct technology file, where all thicknesses and electrical properties' of the different layers of the semiconductor process are specified.
The three to five topmost metal layers were used for the inductors. In Fig. 7 the layout of one of the inductors can be seen. The number of metal layers to use is a trade off between self resonance frequency and series resistance (Qvalue) . For the small inductors in the buffer the five topmost metal layers are used to bring down the series resistance as much as possible. Since it has just one turn, the self resonance frequency is still high. Fig. 7 . Layout of a symmetrical inductor. this one is used at the output.
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CONCLUSION
A 90 nm 10 CHz transmitter circuit is presented, featuring a quadrature oscillator with low phase noise (-120 dBc/Hz at 3 MHz offset) and two phase controlled power amplifiers, each with an output power of 5 a m . To be able to deliver the amount of power needed to transmit at extreme data rates in an indoor environment, an architecture with multiple power amplifiers is a must in scaled CMOS technology. With multiple antennas and phase controlled power amplifiers beam forming can be used to reduces the output power needed. This work shows how full 360" phase controlled PA:s can be realized in a robust manner.
